Weidmuller WI-I/O-9-U2: Wireless Mesh I/O & Gateway User Instrukcja Użytkownika Strona 106
- Strona / 126
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
105
Corrupted data frames are shown with an “ERROR!” in the frame.
Time
TX/RX
Frequenc
y
Signal
Level
Data
Lengt
h
Data
0:06:12.465
Tx :
919.125
[ 1355]
( 11)
3A 03 81 02 00 86 00 01 00 01 ...
0:06:12.545
Rx :
921.125
-56dBm
( 5 )
3A 03 81 82 00
Time
Time stamp indicating the time from when the module was turned on.
TX/RX
Indicates whether the message is received or transmitted
Frequency
Shows the Frequency of the RX/TX frame
Signal
Level
Shows the Receive Signal Level on any received message or internal
sequence number for the transmitted message.
Data
Length
Total length of the transmitted or received message
Data
The TX Data frame from above is dissected below
First two bytes (3A 03 ) = System Address
Next 1 to 5 bytes (dynamic) = Unit Address and any repeater addresses. As
the message gets passed to the next address the address gets 128dec
(80hex) added to it which shows the message has passed through the
repeater or been received and acknowledged. You can see in the above
table the fourth byte of the transmitted message shows 02 which changes
to 82 on the received message and indicates the acknowledgment back
from the receiving module.
fifth byte (00) = Zero Byte spacer
sixth byte (86) = Frame Flag – Type of message
The rest shows the message count and values.
For a full breakdown of the protocol contact Weidmuller Technologies.
- Industrial Wireless MESH I/O 1
- WI-I/O 9-U2 MESH I/O 1
- 804.794.2877 Main 2
- 804.794.0252 Fax 2
- Industry Canada: 3
- FCC Notice: 4
- Hazardous Location Notices: 5
- IMPORTANT Notice: 6
- TABLE OF CONTENTS 7
- TABLE OF FIGURES 11
- Chapter 1 - Introduction 13
- 1.2 Module Structure 15
- 1.3 Getting Started 16
- Chapter 2 - Installation 17
- 2.2.2 Expansion I/O Supply 19
- 2.2.3 Internal I/O 20
- 2.2.4 Grounding 20
- 2.3 Radio 21
- 2.4 Antenna 22
- Yagi antennas 26
- 2.5 Connections 27
- WI-IO 9-U2 28
- “Factory Boot” switch 29
- USB Host port 29
- Dipswitches 29
- Front panel connections 30
- Figure 16 - Fail-Safe State 33
- 2.5.5 Analog Inputs 34
- Single Ended Voltage Inputs 36
- 2.5.6 Analog Outputs 37
- Chapter 3 - Operation 38
- Digital Inputs 39
- Digital Outputs 39
- ETHERNET 40
- LINK100M 40
- 3.3 System Design 41
- 3.3.4 Design for Failures 42
- Fail-to-transmit alarm 43
- Fail-to-receive alarm 43
- 3.4 WIBMesh 44
- Chapter 4 - Configuration 46
- Figure 23 – Network Settings 47
- Figure 24 - Ping 47
- Figure 26 - IP Gateway Mode 49
- Figure 27 - Default Gateway 49
- Figure 28 -IP Address Range 49
- Figure 29 - Routing Rule 50
- 4.3 Module Configuration 51
- Re-Open Previous Project 52
- 4.3.2 Configuration Screens 53
- 4.3.3 Project Screen 54
- 4.3.4 Adding Units 54
- Unit Details 55
- 4.3.5 Mappings 56
- Write Mapping 57
- Gather Scatter Mapping 57
- Read Mappings 57
- Example configuration 60
- 4.3.7 Address Map 61
- 4.3.9 I/O Configuration 62
- Pulsed Outputs 63
- Analog Inputs 64
- Analog Outputs 65
- Adding modules 65
- (selected on the rotary 66
- 4.3.11 Failsafe Blocks 67
- “Invalid” register state 68
- 4.3.12 Sensitivity Blocks 69
- 4.3.13 Serial Configuration 70
- Serial - Expansion I/O 71
- 4.3.14 Modbus Configuration 72
- Mapping parameters 73
- Modbus TCP Mapping Examples 75
- Modbus RTU Master 75
- Modbus RTU 76
- Master Example 76
- 4.4 Web based Configuration 77
- Figure 62 - Neighbour RSSI 79
- 4.4.3 IP Routing 80
- 4.4.4 Radio Settings 81
- 4.4.5 Mesh Fixed Routes 82
- Example #1 83
- Example #2 84
- Writing Configuration File 87
- System Log File 87
- Reading Configuration File 87
- Figure 73 - Format USB 88
- Figure 74 - Quick Format 88
- Figure 75 - Firmware Files 88
- Figure 76- firmware version 89
- Product Reconfiguration 90
- Demonstration Mode 91
- Feature Licence Keys 91
- Chapter 5 - Diagnostics 92
- 5.1.1 Watchdog Error Log 93
- 5.2 Connectivity (WibMesh) 95
- 5.4 Neighbour RSSI (WibMesh) 97
- Figure 87 - Multipath Fading 98
- Trace Route 100
- 5.7 Monitor Comms 103
- Chapter 6 - Specifications 108
- “Output Coils” 112
- “Input Bits” 112
- “Input Registers” 113
- “Holding Registers” 114
- 115 116
- 118 119
- 119 120
- 120 121
- 121 122
- 122 123
- 123 124
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.099 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji